

Revolutionizing Data Path with Algorithm-Protocol Synergy

Silicon-Proven Subsystems | Host-Device Vertical Integration

STRATEGIC VALUE

- Vertical Integration: Mastery over both Host & Device interfaces with in-house ECC/POC algorithms.
- Protocol-Algorithm Synergy: Inline hardware embedding of complex logic for zero-latency execution.
- Full-Spectrum Support: Real-time, 24/7 engineering task force for seamless SoC-level integration.

VETERAN PEDIGREE

- Frontier Node Mastery: Proven Tape-Out record from legacy 55nm to TSMC 3nm/4nm FinFET.
- Mission-Critical Quality: ISO 26262 ASIL-B aligned methodology for extreme stability.
- Elite R&D Heritage: 15+ years expertise from industry giants.

PUFIQ™: QUANTUM-SECURE HARDWARE ROOT OF TRUST (QSRoT)

PUFIQ™ is a lightweight hardware security architecture designed for closed Host-Device systems. By coupling PUF with PQC, it enables microsecond-level secure key exchange and authentication without CPU or symmetric key storage. It empowers AI and HPC systems with a protocol-level Quantum-Secure Bridge.

HIGH-SPEED INTERFACE & STORAGE IP PORTFOLIO

Category	Specification & Subsystem Integration	Foundry / Status
UFS / UniPro	UniPro 1.82.0 & UFS 3.14.0 Subsystems (Host & Device)	TSMC 4nm / UMC 22nm Proven
NAND Flash	NAND Controller (BCHLDPC) & ONFI 5.2 PHY Solution	TSMC 315/6nm Proven
eMMC / SD	eMMC 5.1 & SD 6.1 Device/Host Solutions	SMIC 40nm / 22nm Proven
LPDDR 5/6	High-Performance Memory Controller + Digital PHY Subsystem	Ongoing
Security Suite	ML-KEM, ML-DSA, AES-XTS, and PUF Silicon-IP	Silicon Ready

PRE-VERIFIED DATA PATH SUBSYSTEMS

- Subsystem A: Mobile** Integrated SD/eMMC/UniPro Device + Buffer Manager for host-side efficiency.
- Subsystem B: NAND** NFC + NAND PHY + Configurable ECC (BCHLDPC) for high-reliability storage.
- Subsystem C: Secure** Secure High-Speed Storage (UFSHCI + UniPro + PUFIQ™ PQC Engine).
- Subsystem D: Memory** Customized LPDDR5/6X Controller + Digital PHY optimized for AI-driven workloads.
- Subsystem E: CIS** Computation in Storage: FEC + Security + Memory I/F for Near-Memory Processing.
- Service Layer** SoC integration consulting, MBIST/DFT, and protocol-level customization.

STRATEGIC TECHNOLOGY ROADMAP (2026-2028)



Bridging the Gap from Host to Device

Astro Circuit Design

4F, No. 180, Sec. 2, Wensheng Rd., Zhubei City, Hsinchu County, Taiwan

Website: www.astrocircuit.com.tw | Brian Hong: brian.hong@astrocircuit.com.tw